R&sume -Nous proposons un modele analytique pour expliquer le comportement physique des transistors VDMOS quel que soit le niveau de courant. L'effect de quasi-saturation est pris en compte au travers de la saturation de ls vitesse des porteurs 4 fort champ Alectrique. Des transistors VDMOS nterdigit6s ont 6t6 r6alis6s et les simulations bidimensionelles effectue6s en vue de v6rifier le mod6le.
INTRODUCTION
The vertical DM05 transistor is one of the most usual drivers in power MOS ICs /l/. The linear region of its I-V characteristic has been modelled considering a surface accumulated layer, the JEST resistance between cells and a bulk epilayer resistance together with the active channel /2/. Mioreover, in previous works /3, 4/ the current pinching was responsible for the quasi-saturation (q-s) effect or limitation in the current handling capability typical at high current levels, In contrast, 2D simulations /5/ have not shown current pinching between cells but, contrarily, there is a majority carrier excess in the J EST region, suggesting that q-s effect is due to carrier velocity saturation. The carrier excess was explained by means of a dipole similar to the one formed in a JFET channel under oarrier velocity saturation conditions. However, none of the previous models has quantita Gively explained these phenomena.
This work is aimed to study the detailed physical behaviour of the VDMOS to avoid the tedious 2D CAD. Interdigitated VDIOS structures have been fabricated and 2D simulations /6/ have been carried out in order to check the proposed model.
-MODL
Due to the axial symmetry of the VD1-IOS structure (see fig 1) , current and electric field equations can be simplified to one-dimensional analysis: I .
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